

Overview of the MPEG Reconfigurable Video Coding Framework

Shuvra S. Bhattacharyya · Johan Eker · Jörn W. Janneck ·
Christophe Lucarz · Marco Mattavelli · Mickaël Raulet

Received: 23 January 2009 / Revised: 2 June 2009 / Accepted: 30 June 2009
© 2009 Springer Science + Business Media, LLC. Manufactured in The United States

Abstract Video coding technology in the last 20 years has evolved producing a variety of different and complex algorithms and coding standards. So far the specification of such standards, and of the algorithms that build them, has been done case by case providing monolithic textual and reference software specifications in different forms and programming languages. However, very little attention has been given to provide a specification formalism that explicitly presents common components between standards, and the incremental modifications of such monolithic standards. The MPEG Reconfigurable Video Coding (RVC) framework is a new ISO standard currently under its final

stage of standardization, aiming at providing video codec specifications at the level of library components instead of monolithic algorithms. The new concept is to be able to specify a decoder of an existing standard or a completely new configuration that may better satisfy application-specific constraints by selecting standard components from a library of standard coding algorithms. The possibility of dynamic configuration and reconfiguration of codecs also requires new methodologies and new tools for describing the new bitstream syntaxes and the parsers of such new codecs. The RVC framework is based on the usage of a new actor/dataflow oriented language called CAL for the specification of the standard library and instantiation of the RVC decoder model. This language has been specifically designed for modeling complex signal processing systems. CAL dataflow models expose the intrinsic concurrency of the algorithms by employing the notions of actor programming and dataflow. The paper gives an overview of the concepts and technologies building the standard RVC framework and the non standard tools supporting the RVC model from the instantiation and simulation of the CAL model to software and/or hardware code synthesis.

S. S. Bhattacharyya
Department of ECE and UMIACS, University of Maryland,
College Park, MD 20742, USA
e-mail: ssb@umd.com

J. Eker
Ericsson Research, Mobile Platforms, 221 83, Lund, Sweden
e-mail: johan.eker@ericsson.com

J. W. Janneck
Xilinx Research Labs, San Jose, CA 95124, USA
e-mail: jorn.janneck@xilinx.com

C. Lucarz · M. Mattavelli
Microelectronic Systems Lab, EPFL,
1015 Lausanne, Switzerland

C. Lucarz
e-mail: christophe.lucarz@epfl.ch

M. Mattavelli
e-mail: marco.mattavelli@epfl.ch

M. Raulet (✉)
IETR/INSA Rennes, 35043, Rennes, France
e-mail: mickael.raulet@insa-rennes.fr

Keywords Reconfigurable Video Coding ·
CAL actor language · Dataflow programming ·
Code synthesis

1 Introduction

A large number of successful MPEG (Motion Picture Expert Group) video coding standards have been developed since the first MPEG-1 standard in 1988.

The standardization efforts in the field, besides having as first objective to guarantee the interoperability of compression systems, have also aimed at providing appropriate forms of specifications for wide and easy deployment. While at the beginning MPEG-1 and MPEG-2 were only specified by textual descriptions, with the increasing complexity of algorithms, starting with the MPEG-4 set of standards, C or C++ specifications, called also reference software, have become the formal specification of the standards. However, such descriptions composed of non-optimized non-modular software packages have started to show many limits. If we consider that they are in practice the starting point of any implementation, system designers have to rewrite these software packages not only to try to optimize performances, but also to transform these descriptions into appropriate forms adapted to the current system design methodologies. Such monolithic specifications hide the inherent parallelism and the dataflow structure of the video coding algorithms, features that are necessary to be exploited for efficient implementations. In the meanwhile the evolution of video coding technologies, leads to solutions that are increasingly complex to be designed and present significant overlap between successive versions of the standards. Consequently, adding new coding tools to a standard involves a new specification for which all its components are modified whereas only a few tools and interfaces are changed. Another problem raised by the wide variety of video coding tools is the selection of the subsets of coding tools used by a specific application. These (sub-)sets are also known as “profiles” in MPEG. The “a priori” specification of a small number of such profiles has become very problematic. Such “average” subsets prevent the possibility of optimally satisfy a variety of specific applications, whereas the specification of too many profiles would result in an obstacle for guaranteeing interoperability. The observation of these drawbacks of current video standard specification formalism led to the development of the Reconfigurable Video Coding (RVC) standard. The key concept behind the project is to be able to design a decoder at a higher level of abstraction than the one provided by current generic monolithic C based specifications. Instead of low level C/C++ code, an “abstract” model based on modular components taken from the standard library is the reference specification. Functionality of the coding tools and their potential concurrency are explicitly exposed to implementers by the specification formalism chosen. This solution is by far a better starting point for any design and implementation methodology and process. Conversely the old C/C++ source code specification had to include by its nature of being a sequential

formalism a specific scheduling of operation without explicitly providing what scheduling are needed for the intrinsic algorithm data dependencies and which one are arbitrary defined in the reference specification. Indeed RVC provides a high-level description of the MPEG standard using as new expressive and compact form of reference software, for each module of the standard library and for each instantiation of a new decoder configuration. A specific language called CAL [6] is the core of the RVC dataflow model that exposes the intrinsic concurrency of the algorithms by employing the notions of actor programming and dataflow. Concurrency and parallelism are fundamental aspects of embedded system design as we enter in the multicore era. Moreover, the standard ISO/IEC MPEG RVC framework is also supported by a non normative design framework composed by a simulation platform and by synthesis tools, Cal2C [23, 25] and Cal2HDL [13, 14], providing direct conversions to C and HDL implementations.

The paper also provides an overview on such code generator tools and on the principles on which they are based. Results on a real design case of a MPEG-4 Simple Profile decoder show that systems obtained with the hardware code synthesis from a CAL model outperform the hand written VHDL version both in terms of performance, resource usage and design efforts.

2 Reconfigurable Video Coding: ISO-MPEG Standardization

MPEG has produced several video coding standards such as MPEG-1, MPEG-2, MPEG-4 Video, AVC (Advanced Video Coding) and recently SVC (Scalable Video Coding). However, the past monolithic specification of such standards (usually in the form of C/C++ programs) lacks flexibility and does not allow to use the combination of coding algorithms from different standards enabling to achieve specific design or performance trade-offs and thus fill, case by case, the requirements of specific applications. Indeed, not all coding tools defined in a *profile@level* of a specific standard are required in all application scenarios. For a given application, codecs are either not exploited at their full potential or require unnecessarily complex implementations. However, a decoder conformant to a standard has to support all of them and may result in non-efficient implementations.

So as to overcome the limitations intrinsic of specifying codecs algorithms by using monolithic imperative code, a profiled version of CAL language has been selected by the ISO/IEC standardization organization in the new MPEG standard called RVC which stays

for Reconfigurable Video Coding. RVC is composed of two ISO/IEC standard specifications: [11] and [12]. The data-driven programming paradigm of CAL dataflow language that lends itself naturally to describing the processing of media streams that pervade the world of media coding, has been restricted and simplified from its original formulation so as to provide description that can be synthesized to software and hardware implementation by already existing tools. However, the original expressivity of the language and the strong encapsulation features offered by the actor programming model have been preserved and provide a solid foundation for the compact and modular specification of media codecs.

MPEG RVC is a framework allowing users to define a multitude of different codecs, by combining together Functional Units (FUs) (i.e. actors in programming language) modeling video coding tools, from the MPEG standard library written in CAL, that contains video technology from all existing MPEG standards (i.e. MPEG-2, MPEG-4, MPEG-4 AVC, etc...). The reader can also refer to [17] for more information and details about RVC. RVC-CAL is used to provide the reference software for all coding tools (FUs) of the entire library. The essential elements of the RVC framework (Fig. 1) include:

- The standard Video Tool Library (VTL) [12] which contains the video coding tools. RVC-CAL is used to describe the algorithmic behaviour of the FUs that end to be video coding algorithmic components self contained and communicating with the external world only by means of input and output ports.
- A language called Functional unit Network Language (FNL) [11], an XML dialect, used to specify a decoder configuration made up of FUs taken from the VTL and the connections between the FUs. Also this language is specified and standardized in [11].
- A MPEG-21 Bitstream Syntax Description Language (BSDL) [10] schema which describes the syntax of the bitstream that a RVC decoder has to decode. In [18, 22], tools and methodologies for the validation of BSDL syntaxes are described in full details as well as some examples of systematic procedures for the direct synthesis of parsers in the CAL dataflow specification formalism. Such BSDL to CAL translator is in its final stage of development as part of the Open Dataflow effort [2], (dataflow project sourceforge, The OpenDF: <http://opendf.sf.net>) (see Section 6).

In summary the components and processes that lead to the specification and implementation of a new




Figure 1 Illustration of the standard components of Reconfigurable Video Coding framework.

MPEG RVC decoder are based on the CAL dataflow model of computation and are:

- A Decoder Description (DD) written in FNL describing the architecture of the decoder, in terms of FUs and their connections.
- An Abstract Decoder Model (ADM), a behavioral (CAL) model of the decoder composed of the syntax parser specified by the BSDL schema, FUs from the VTL and their connections.
- The final decoder implementation that is either generated by instantiating any proprietary implementation, conformant in terms of I/O behavior, of the standard RVC FUs, or obtained directly from the ADM by generating software and/or hardware implementations by means of appropriate synthesis tools.

Thus, based on CAL dataflow formalism, designers can build video coding algorithm with a set of self-contained modular elements coming from the MPEG RVC standard library (VTL). However, the new CAL based specification formalism, not only provides the flexibility required by the process itself of specifying a standard video codec, but also yields a specification of such standard that is the appropriate starting point for the implementation of the codec on the new generations of multicore platforms. In fact the RVC ADM is nothing else that a CAL dataflow specification that implicitly exposes all concurrency and parallelism intrinsic to the model, features that classical generic specifications based on imperative languages have not provided so far.

MPEG RVC toolbox includes about 150 Functional units that can be configured to specify the MPEG-2 MP, MPEG-4 SP and ASP, AVCBP, AVCHP and SVC. Some FU can already be used to generate new extended profiles, for instance supporting 422 and 444 chrominance patterns if not available in the original profile. Conformance testing of the RVC toolbox for single FU and entire decoders are currently on going.

As illustrated in picture Fig. 1 the MPEG RVC standard does not specify anything concerning the implementation methodology and technology of a RVC decoder. The upper part of the picture illustrates the process that, starting from a normative description of a decoder composed by a bitstream syntax description (expressed in RVC-BSDDL in a XML schema), by a FU network description (expressed in FNL) and by the knowledge of the I/O behavior of the FU specified in the RVC toolbox, provide a normative (executable) description of the RVC decoder. Indeed what is called an abstract decoder description is a CAL dataflow program that constitutes the *conformance point* between the normative RVC specification and all possible proprietary implementations that can be generated to decode the incoming bitstreams. Thus the MPEG RVC standard leaves open the platforms and the implementation methodologies that can be used to generate any RVC proprietary implementation. This provides all possibility of generating parallel and concurrent implementations for a wide variety of existing and emerging implementation platforms. An important consequence of the fact that no specific implementation technology is specified by the MPEG RVC standard is that it is not limited to applications that require direct download and on the fly instantiation of proprietary implementations. Several application scenarios and transport mechanism of the RVC decoder description are under development and will be included in appropriate amendment of the MPEG Systems standard. Thus, indirect generations of implementations, such as the one available via web download and other form of deployment, will be possible together with the direct synthesis of software and hardware from the ADM. All these possibilities enable, for each application scenario, the users to select the most appropriate implementation methodology.

More details on different implementation approaches, on the methodologies for generating parsers from bitstream syntax descriptions are available on papers published in this special issue. Detailed examples on new decoder configurations optimizing different implementation objectives such as concurrency and parallelism or overall complexity cannot be provided here for space reasons and only concept and principles behind all RVC formalism are discussed in the

follow of the paper as well some the concept and examples of the tools synthesizing CAL to software and hardware implementations.

3 Why C Etc. Fail

Having introduced the main motivations that lead MPEG to introduce CAL dataflow based specifications as well as the elements that compose the RVC framework, this section will briefly extend the discussion adding other reasons for which a paradigm shift in system specification and modeling has been necessary and could be advantageous not only for the field of video compression. The control over low-level detail, which is considered a merit of C, tends to over-specify programs: not only the algorithms themselves are specified, but also how inherently parallel computations are sequenced, how inputs and outputs are passed between the algorithms and, at a higher level, how computations are mapped to threads, processors and application-specific hardware. It is not always possible to recover the original knowledge about the program by means of analysis and the opportunities for restructuring transformations are limited.

Code generation is constrained by the requirement of preserving the semantic effect of the original program. What constitutes the semantic effect of a program depends on the source language, but loosely speaking some observable properties of the program's execution are required to be invariant. Program analysis is employed to identify the set of admissible transformations; a code generator is required to be conservative in the sense that it can only perform a particular transformation when the analysis results can be used to prove that the effect of the program is preserved. *Dependence analysis* is one of the most challenging tasks of high-quality code generation (for instance see [26]). It determines a set of constraints on the order, in which the computations of a program may be performed. Efficient utilization of modern processor architectures heavily depends on dependence analysis, for instance:

- To determine efficient mappings of a program onto multiple processor cores (*parallelization*),
- To utilize so called SIMD or “multimedia” instructions that operate on multiple scalar values simultaneously (*vectorization*), and
- To utilize multiple functional units and avoid pipeline stalls (*instruction scheduling*).

Determining (a conservative approximation of) the dependence relation of a C program involves *pointer*

analysis. Since the general problem is undecidable, a trade-off will always have to be made between the precision of the analysis and its resource requirements [8].

4 Why Dataflow Might Actually Work

Scalable parallelism In parallel programming, the number of things that are happening at the same time can scale in two ways: It can increase with the size of the problem or with the size of the program. Scaling a regular algorithm over larger amounts of data is a relatively well-understood problem, while building programs such that their parts execute concurrently without much interference is one of the key problems in scaling the von Neumann model. The explicit concurrency of the actor model provides a straightforward parallel composition mechanism that tends to lead to more parallelism as applications grow in size, and scheduling techniques permit scaling concurrent descriptions onto platforms with varying degrees of parallelism.

Modularity, reuse The ability to create new abstractions by building reusable entities is a key element in every programming language. For instance, object-oriented programming has made huge contributions to the construction of von Neumann programs, and the strong encapsulation of actors along with their hierarchical composability offers an analog for parallel programs.

Scheduling In contrast to procedural programming languages, where control flow is made explicit, the actor model emphasizes explicit specification of concurrency.

Portability Rallying around the pivotal and unifying von Neumann abstraction has resulted in a long and very successful collaboration between processor architects, compiler writers, and programmers. Yet, for many highly concurrent programs, portability has remained an elusive goal, often due to their sensitivity to timing. The untimedness and asynchrony of stream-based programming offers a solution to this problem. The portability of stream-based programs is underlined by the fact that programs of considerable complexity and size can be compiled to competitive hardware [13, 14] as well as software [23], which suggests that stream-based programming might even be a solution to the old problem of flexibly co-synthesizing different mixes of hardware/software implementations from a single source.

Adaptivity The success of a stream programming model will in part depend on its ability to configure

dynamically and to virtualize, i.e. to map to collections of computing resources too small for the entire program at once. The transactional execution of actors generates points of *quiescence*, the moments between transactions, when the actor is in a defined and known state that can be safely transferred across computing resources.

5 The CAL Actor Language

CAL [6] is a domain-specific language that provides useful abstractions for dataflow programming with actors. CAL has been used in a wide variety of applications and has been compiled to hardware and software implementations, and work on mixed hardware and software implementations is under way. The next section provides a brief introduction to some key elements of the language.

5.1 Basic Constructs

The basic structure of a CAL actor is shown in the Add actor (Fig. 2), which has two input ports A and B, and one output port Out, all of type T. The actor contains one *action* that consumes one token on each input ports, and produces one token on the output port. An action may *fire* if the availability of tokens on the input ports matches the *port patterns*, which in this example corresponds to one token on both ports A and B.

An actor may have any number of actions. The untyped Select actor (Fig. 3) reads and forwards a token from either port A or B, depending on the evaluation of guard conditions. Note that each of the actions has empty bodies.

5.2 Priorities and State Machines

An action may be labeled and it is possible to constrain the legal firing sequence by expressions over labels. In the PingPongMerge actor, reported in the Fig. 4, a finite state machine *schedule* is used to force the action sequence to alternate between the two actions A and B.

```

actor Add() T A, T B ⇒ T Out :
  action [a], [b] ⇒ [sum]
  do
    sum := a + b;
  end
end

```

Figure 2 Basic structure of a CAL actor.

```

actor Select () S, A, B ⇒ Output:

  action S: [sel], A: [v] ⇒ [v]
  guard sel end

  action S: [sel], B: [v] ⇒ [v]
  guard not sel end
end

```

Figure 3 Guard structure in a CAL actor.

The schedule statement introduces two states $s1$ and $s2$.

The Route actor, in the Fig. 5, forwards the token on the input port A to one of the three output ports. Upon instantiation it takes two parameters, the functions P and Q, which are used as predicates in the guard conditions. The selection of which action to fire is in this example not only determined by the availability of tokens and the guards conditions, by also depends on the priority statement.

5.3 CAL Subset Language for RVC

For an in-depth description of the language, the reader is referred to the language report [6], for the specific subset specified and standardized by ISO in the Annex C of [11]. This subset only deals with fully typed actors and some restrictions on the CAL language constructs from [6] to have efficient hardware and software code generations without changing the expressivity of the algorithm. For instance, Figs. 3, 4 and 5 are not RVC-CAL compliant and must be changed as the Figs. 6, 7 and 8 where $T1$, $T2$, T are the types and only typed parameters can be passed to the actors not functions as P , Q .

A large selection of example actors is available at the OpenDF repository (dataflow project sourceforge, The OpenDF: <http://opendf.sf.net>), among them can also be found the MPEG-4 decoder discussed below. Many other actors written in RVC-CAL will be soon be

```

actor PingPongMerge () Input1, Input2 ⇒
  Output:

  A: action Input1: [x] ⇒ [x] end
  B: action Input2: [x] ⇒ [x] end

  schedule fsm s1:
    s1 (A) → s2;
    s2 (B) → s1;
  end
end

```

Figure 4 FSM structure in a CAL actor.

```

actor Route (P, Q) A ⇒ X, Y, Z:

  toX: action [v] ⇒ X: [v]
        guard P(v) end
  toY: action [v] ⇒ Y: [v]
        guard Q(v) end
  toZ: action [v] ⇒ Z: [v] end

  priority
    toX > toY > toZ;
  end
end

```

Figure 5 Priority structure in a CAL actor.

```

actor Select () T1 S, T2 A, T3 B ⇒ T3 Output:

  action S: [sel], A: [v] ⇒ [v]
  guard sel end

  action S: [sel], B: [v] ⇒ [v]
  guard not sel end
end

```

Figure 6 Guard structure in a RVC-CAL actor.

```

actor PingPongMerge () T Input1, T Input2 ⇒
  T Output:

  A: action Input1: [x] ⇒ [x] end
  B: action Input2: [x] ⇒ [x] end

  schedule fsm s1:
    s1 (A) → s2;
    s2 (B) → s1;
  end
end

```

Figure 7 FSM structure in a RVC-CAL actor.

```

actor Route () T A ⇒ T X, T Y, T Z:
  funtion P(T v_in)→ T:
  \ \ body of the function P
    P(v_in)
  end
  funtion Q(T v_in)→ T:
  \ \ body of the function P
    Q(v_in)
  end


  toX: action [v] ⇒ X: [v]
        guard P(v) end
  toY: action [v] ⇒ Y: [v]
        guard Q(v) end
  toZ: action [v] ⇒ Z: [v] end

  priority
    toX > toY > toZ;
  end
end

```

Figure 8 Priority structure in a RVC-CAL actor.

Figure 9 A simple CAL network.



```

actor Z (v) T In  $\Rightarrow$  T Out:

  A: action  $\Rightarrow$  [v] end
  B: action [x]  $\Rightarrow$  [x] end

  schedule fsm s0:
    s0 (A)  $\longrightarrow$  s1;
    s1 (B)  $\longrightarrow$  s1;
  end
end
    
```

Figure 10 RVC-CAL delay actor.

```

network Sum () In  $\Rightarrow$  Out:

  entities
    add = Add();
    z = Z(v=0);

  structure
    In  $\longrightarrow$  add.A;
    z.Out  $\longrightarrow$  add.B;
    add.Out  $\longrightarrow$  z.In;
    add.Out  $\longrightarrow$  Out;
  end
    
```

Figure 11 Textual representation of the Sum network.

```

<XDF name="Sum">
  <Port kind="Input" name="In" />
  <Port kind="Output" name="Out" />
  <Instance id="add" />
  <Instance id="z">
    <Class name="Z" />
    <Parameter name="v">
      <Expr kind="Literal"
        literal-kind="Integer" value="0" />
    </Parameter>
  </Instance>
  <Connection dst="add" dst-port="A"
    src="" src-port="In" />
  <Connection dst="add" dst-port="B"
    src="z" src-port="Out" />
  <Connection dst="z" dst-port="In"
    src="add" src-port="Out" />
  <Connection dst="" dst-port="Out"
    src="add" src-port="Out" />
</XDF>
    
```

Figure 12 XML representation of the Sum network.

available as standard MPEG RVC tool repository once the conformance testing process will be completed.

5.4 Networks

A set of CAL actors are instantiated and connected to form a CAL application, i.e. a CAL network. Figure 9 shows a simple CAL network Sum, which consists of the previously defined RVC-CAL Add actor and the delay actor shown in Fig. 10.

The source/language that defined the network Sum is found in Fig. 11. Please, note that the network itself has input and output ports and that the instantiated entities may be either actors or other networks, which allows for a hierarchical design.


Formerly, networks have been traditionally described in a textual language, which can be automatically converted to FNL and vice versa - the XML dialect standardized by ISO in Annex B of [11]. The XML representation of the Sum network is found in Fig. 12. A graphical editing framework called Graphiti editor (<http://graphiti-editor.sf.net>) is available to create, edit, save and display a network. The XML and textual format for the network description are supported by such editor.

6 Tools

6.1 CAL Simulators and Code Generators

CAL is supported by a portable interpreter infrastructure that can simulate a hierarchical network of actors. This interpreter was first used in the Moses (<http://www.tik.ee.ethz.ch/moses/>) project. Moses features a graphical network editor, and allows the user to monitor actors execution (actor state and token values). The project being no longer maintained, it has been superseded by an Eclipse environment composed of 2 tools/plugins—the Open Dataflow environment for CAL editing (OpenDF for short: <http://opendf.sf.net>) and the Graphiti editor for graphically editing the network.

OpenDF is also a compilation framework as shown in Fig. 13. Today there exists a backend for generation of HDL (VHDL/Verilog) [13, 14], and another backend that generates C for integration with the SystemC tool chain [23]. A third backend targeting ARM11 and embedded C is under development [20] as part of the EU project ACTORS (Actors FP7 project: <http://www.actors-project.eu>). It is also possible to simulate CAL models in the Ptolemy II (<http://ptolemy.eecs.berkeley.edu>) environment.

Figure 13 OpenDF: tools.

6.2 Analysis Support

A major benefit of formulating RVC specifications in terms of a formal dataflow modeling language (CAL) is the potential for rigorous analysis and optimization of specifications. This is of increasing importance as more features are embedded and more demands are imposed in terms of real-time performance.

To this end, CAL-based tools for RVC have been integrated with the dataflow interchange format (DIF), which is a textual language for specifying mixed-grain dataflow representations of signal processing applications, and TDP (the DIF Package: <http://www.ece.umd.edu/DSPCAD/dif>), which is a software tool for analyzing DIF specifications. A major emphasis in DIF and TDP is support for working with and integrating different kinds of specialized dataflow models of computation and their associated analysis techniques. Such functionality is useful, for example, as a follow-on step to the automated detection of specialized dataflow regions in CAL networks. Once such regions are detected, they can be annotated with corresponding DIF keywords—e.g., CSDF (cyclo-static dataflow) and SDF (synchronous dataflow)—and then scheduled and integrated with appropriate TDP-based analysis methods. Such a linkage between CAL and TDP is under active development as a joint effort between the CAL and DIF projects.

A particular area of emphasis in TDP is support for developing efficient coarse-grain dataflow scheduling techniques. For example, the generalized schedule tree representation in TDP provides an efficient format for

storing, manipulating, and viewing schedules [15], and the functional DIF dataflow model provides for flexible prototyping of static, dynamic, and quasi-static scheduling techniques [21]. Libraries of static scheduling techniques and buffer management models for SDF graphs, as well as an SDF-to-C translator are also available in TDP [9]. The set of dataflow models that are currently recognized and supported explicitly in the DIF language and TDP include Boolean dataflow [5], enable-invoke dataflow [21], CSDF [3], homogeneous synchronous dataflow [16, 24], multidimensional synchronous dataflow [19], parameterized synchronous dataflow [1], and SDF [16]. These alternative dataflow models have useful trade-offs in terms of expressive power, and support for efficient static or quasi-static scheduling, as well as efficient buffer management. The set of models that is supported in TDP, as well as the library of associated analysis techniques are expanding with successive versions of the TDP software.

The initial focus in integrating TDP with CAL is to automatically-detect regions [7] of CAL networks that conform to SDF semantics, and can leverage the significant body of SDF-oriented analysis techniques in TDP. In the longer term, we plan to target a range of different dataflow models in our automated “region detection” phase of the design flow. This appears significantly more challenging as most other models are more complex in structure compared to SDF; however, it can greatly increase the flexibility with which different kinds of specialized, streaming-oriented dataflow analysis techniques can be leveraged when synthesizing hardware and software from CAL networks.

7 An Example of Implementation of a MPEG-4 SP Decoder by Direct Synthesis of a MPEG RVC Description

One interesting and very attracting implementation methodology of MPEG RVC decoder descriptions is the direct synthesis of the standard specification. It provides a source of relevant application of realistic sizes and complexity and also enables meaningful experiments and advances in dataflow programming. More details on the software and hardware code generators can be found in [14, 25]. Some of the authors have performed an implementation study [13, 14], in which the RVC MPEG-4 Simple Profile decoder specified in CAL according to the MPEG RVC formalism has been implemented on an FPGA using a CAL-to-RTL code generator called Cal2HDL. The MPEG-4 Simple Profile abstract decoder model that essentially results to be a dataflow program (Fig. 14, Table 3), is composed of 27 atomic FUs (or actors in dataflow programming) and nine sub-networks (actor/network composition); atomic actors can be instantiated several times, for instance there are 42 actor instantiations in this dataflow program. Figure 15 shows a top-level view of the decoder. The main functional blocks include the bitstream parser, the reconstruction block, the 2D inverse cosine transform, the frame buffer and the motion compensation module. These functional units are themselves hierarchical compositions of actor networks. The objective of the design was to support 30 frames of 1080p in the YUV420 format per second, which amounts to a production of 93.3 Mbyte of video output per second.

The given target clock rate of 120 MHz implies 1.29 cycles of processing per output sample on average.

The results of the implementation study were encouraging in that the code generated from the MPEG RVC CAL specification did not only outperformed the handwritten reference in VHDL, both in terms of throughput and silicon area, but also allowed for a significantly reduced development effort. Table 1 shows the comparison between CAL specification and the VHDL reference.

It should be emphasized that this counter-intuitive result cannot be attributed to the sophistication of the synthesis tool. On the contrary the tool does not perform a number of potential optimizations, such as for instance optimizations involving more than one actor. Instead, the good results appear to be yield by the implementation and development process itself. The implementation approach was based generating a proprietary implementation of the standard MPEG RVC toolbox composed of FUs of lower level of granularity. Thus the implementation methodology was to substitute the FU of the standard abstract decoder model of the MPEG-4 SP with an equivalent implementation, in terms of behavior. Essentially standard toolbox FU were substituted with networks of FU described as actors of lower granularity. A notable difference of such implementation approach when compared with the classical hand writing of HDL code from a textual or sequential specification (i.e. a C/C++ program for instance) was that the CAL specification of the proprietary implementation toolbox (that can be directly derived from the standard RVC toolbox) could go




Figure 14 MPEG-4 simple profile RVC specification network.




Figure 15 Top-level dataflow graph of the proprietary implementation of the RVC MPEG-4 decoder.

through significantly more design iterations than the one applicable from a handwritten VHDL reference—in spite of being developed in approximately a quarter of the development time (including the time of developing the standard MPEG RVC toolbox from scratch). Whereas a dominant part of the development of a classical VHDL reference development need to be spent getting the system to work correctly, the effort of the CAL specification could be focused on optimizing system performance to meet the design constraints.

The initial design cycle of the proprietary RVC library resulted in an implementation that was not only inferior to the VHDL reference, but one that also failed to meet the throughput and area constraints. Subsequent iterations explored several other points in the design space until arriving at a solution that satisfied the constraints. At least for the considered implementation study, the benefit of short design cycles seem to outweigh the inefficiencies that resulted from high-level synthesis and the reduced control over implementation details.

In particular, the asynchrony of the programming model and its realization in hardware allowed for convenient experiments with design ideas. Local changes, involving only one or a few actors, do not break the rest of the system in spite of a significantly modified temporal behavior. In contrast, any design methodology that relies on precise specification of timing—such as RTL, where designers specify behavior cycle-by-

Table 1 Hardware synthesis results for a proprietary implementation of a MPEG-4 Simple Profile decoder.

	Size slices, BRAM	Speed kMB/s	Code size kSLOC	Dev. time MM
CAL	3,872, 22	290	4	3
VHDL	4,637, 26	180	15	12
Improv. factor	1.2	1.6	3.75	4

kMB/s kilo macroblocks per second, *kSLOC* kilo source lines of code

The numbers are compared with a reference hand written design in VHDL

Table 2 MPEG4SP decoder speed and SLOC.

MPEG4 SP decoder	Speed kMB/s	Clock speed GHz	Code size kSLOC
CAL simulator	0.015	2	3.4
Cal2C	2	2	10.4
Cal2HDL	290	0.12	4

cycle—would have resulted in changes that propagate through the design.

Table 1 shows the quality of result produced by the RTL synthesis engine of the MPEG-4 Simple Profile video decoder on a Xilinx VIRTEX 2 Pro. Note that the code generated from the high-level dataflow RVC description and proprietary implementation of the MPEG toolbox actually outperforms the hand-written VHDL design in terms of both throughput and silicon area for a FPGA implementation.

Another synthesis tool called Cal2C [23, 25] validates another implementation methodology of the MPEG-4 Simple Profile dataflow program provided by the RVC standard (Fig. 14). Table 2 represents two extreme implementations, parallel hardware implementation and sequential software implementation, that parallelism can also be supported in the generated C code in form of threads although we have not exploited the threads in the experiments yet. Table 2 shows that synthesized C-software on intel 2.5 GHz Core 2 Duo processor is faster than the simulated CAL dataflow program (20 frames/s instead of 0.15 frames/s), and close to real-time decoding for a QCIF format (25 frames/s). However it remains slower than the automatically synthesized hardware description by Cal2HDL [13, 14].

As described above, the MPEG-4 Simple Profile dataflow program is composed of 42 actor instantiations in the flattened dataflow program. The flattened network becomes a C++ file that currently contains a systemC scheduler (sequential fashion scheduler) for both actor scheduling and token consumptions/productions. Each actor becomes a C file containing all its action/processing with its overall action scheduling/control. Its number of SLOC is shown in Table 3. All of the generated files are successfully compiled by gcc. For instance, the “ParserHeader” actor inside the “Parser” network is the most complex actor with multiple actions. The translated C-file (with actions and state variables) includes 1,043 SLOC for actions and 1,895 for action

Table 3 Code size and number of files automatically generated for MPEG-4 Simple Profile decoder.

MPEG-4 decoder	CAL	NL	C	C++
Number of files	27	9	42	1
Code size (kSLOC)	2.9	0.5	9.5	0.9

scheduling. The original CAL file contains 962 lines of codes as a comparison.

8 Conclusion

This paper describes the essential components of the ISO/IEC MPEG Reconfigurable Video Coding framework based on the dataflow concept and having as core the new specification formalism called RVC-CAL a subset of CAL dataflow language. The RVC MPEG tool library, that covers in modular form all video algorithms from the different MPEG video coding standards, shows that CAL is an appropriate language for supporting design flows aiming at building complex heterogeneous systems from high level system specifications. The MPEG RVC framework is also supported by a simulator, software and hardware code synthesis, and the DIF/TDP analysis tools. CAL dataflow models used by the MPEG RVC standard result also particularly efficient for specifying signal processing systems in a very synthetic form compared to classical imperative languages. Moreover, CAL model libraries can be developed in the form of libraries of proprietary implementations of standard RVC components to describe architectural features of the desired implementation platform, thus enabling the RVC implementer/designer to work at level of abstraction comparable to the one of the RVC video coding algorithms. Hardware and software code generators then provide the low level implementation of the actors and associated network of actors for the different target implementation platforms (multi-core processors or FPGA). Several works and extension of the tools and implementation methodologies supporting the MPEG RVC framework are currently in development. They include the evolution of the software and hardware code generators in terms the extensions specified by the standard RVC-CAL language, the development of scheduling tools such as the quasi-static scheduling [4] or the DIF/TDP analysis tools [7] for the scheduling/mapping on multicore platforms of software synthesized from the RVC abstract decoder model and the evolution of the current Open DataFlow environment including tools for more accurate and extended profiling and debugging capabilities.

References

- Bhattacharya, B., & Bhattacharyya, S. (2001). Parameterized dataflow modeling for DSP systems. *IEEE Transactions on Signal Processing*, 49(10), 2408–2421. doi:10.1109/78.950795.
- Bhattacharyya, S., Brebner, G., Eker, J., Janneck, J., Mattavelli, M., von Platen, C., et al. (2008). OpenDF—A dataflow toolset for reconfigurable hardware and multicore systems. In *First Swedish workshop on multi-core computing (MCC)* (pp. 43–49).
- Bilsen, G., Engels, M., Lauwereins, R., & Peperstraete, J. (1996). Cycle-static dataflow. *IEEE Transactions on Signal Processing*, 44(2), 397–408. doi:10.1109/78.485935.
- Boutellier, J., Lucarz, C., Lafond, S., Gomez, V., & Mattavelli, M. (2009). Quasi-static scheduling of CAL actor networks for reconfigurable video coding. *Springer Journal of Signal Processing Systems* (Special issue on reconfigurable video coding). doi:10.1007/s11265-009-0389-5.
- Buck, J., & Lee, E. (1993). Scheduling dynamic dataflow graphs with bounded memory using the token flow model. In *1993 IEEE international conference on acoustics, speech, and signal processing, ICASSP-93* (Vol. 1, pp. 429–432). doi:10.1109/ICASSP.1993.319147.
- Eker, J., & Janneck, J. W. (2003). *CAL language report specification of the CAL actor language*. Tech. Rep. UCB/ERL M03/48, EECS Department, University of California, Berkeley.
- Gu, R., Janneck, J. W., Raulet, M., & Bhattacharyya, S. S. (2009). Exploiting statically schedulable regions in dataflow programs. In *International conference on acoustics, speech and signal processing*. IEEE conference.
- Hind, M. (2001). Pointer analysis: Haven't we solved this problem yet? In *Proceedings of the 2001 ACM SIGPLAN-SIGSOFT workshop on program analysis for software tools and engineering* (pp. 54–61). Snowbird: ACM.
- Hsu, C. J., Ko, M. Y., & Bhattacharyya, S. S. (2005). Software synthesis from the dataflow interchange format. In *Proceedings of the 2005 workshop on software and compilers for embedded systems* (pp. 37–49). Dallas: ACM. doi:10.1145/1140389.1140394.
- International Standard ISO/IEC FDIS 23001-5: MPEG systems technologies—Part 5: Bitstream Syntax Description Language (BSDL).
- ISO/IEC FDIS 23001-4 (2009). MPEG systems technologies—Part 4: Codec configuration representation.
- ISO/IEC FDIS 23002-4 (2009). MPEG video technologies—Part 4: Video tool library.
- Janneck, J. W., Miller, I. D., Parlour, D. B., Roquier, G., Wipliez, M., & Raulet, M. (2008). Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study. In *IEEE workshop on signal processing systems, 2008. SiPS 2008* (pp. 287–292). doi:10.1109/SIPS.2008.4671777.
- Janneck, J., Miller, I., Parlour, D., Roquier, G., Wipliez, M., & Raulet, M. (2009). Synthesizing hardware from dataflow programs: An MPEG-4 simple profile decoder case study. *Springer Journal of Signal Processing Systems* (Special issue on reconfigurable video coding). doi:10.1007/s11265-009-0397-5.
- Ko, M. Y., Zissulescu, C., Puthenpurayil, S., Bhattacharyya, S., Kienhuis, B., & Deprettere, E. (2007). Parameterized looped schedules for compact representation of execution sequences in DSP hardware and software implementation. *IEEE Transactions on Signal Processing*, 55(6), 3126–3138. doi:10.1109/TSP.2007.893964.
- Lee, E., & Messerschmitt, D. (1987). Synchronous data flow. *Proceedings of the IEEE*, 75(9), 1235–1245.
- Lucarz, C., Mattavelli, M., Thomas-Kerr, J., & Janneck, J. (2007). Reconfigurable media coding: A new specification model for multimedia coders. In *IEEE workshop on signal processing systems* (pp. 481–486). doi:10.1109/SIPS.2007.4387595.
- Lucarz, C., Piat, J., & Mattavelli, M. (2009). Automatic synthesis of parsers and validation of bitstreams within the

- MPEG reconfigurable video coding framework. *Springer Journal of Signal Processing Systems* (Special issue on reconfigurable video coding). doi:10.1007/s11265-009-0395-7.
19. Murthy, P. K., & Bhattacharyya, S. S. (2000). Shared memory implementations of synchronous dataflow specifications. In *Proceedings of the conference on design, automation and test in Europe* (pp. 404–410). Paris: ACM. doi:10.1145/343647.343809.
 20. von Platen, C., & Eker, J. (2008). Efficient realization of a cal video decoder on a mobile terminal (position paper). In *IEEE workshop on signal processing systems, 2008. SiPS 2008* (pp. 176–181). doi:10.1109/SIPS.2008.4671758.
 21. Plishker, W., Sane, N., Kiemb, M., Anand, K., & Bhattacharyya, S. S. (2008). Functional DIF for rapid prototyping. In *Proceedings of the 2008 the 19th IEEE/IFIP international symposium on rapid system prototyping* (Vol. 00, pp. 17–23). Los Alamitos: IEEE Computer Society.
 22. Raulet, M., Piat, J., Lucarz, C., & Mattavelli, M. (2008). Validation of bitstream syntax and synthesis of parsers in the MPEG reconfigurable video coding framework. In *IEEE Workshop on Signal Processing Systems, 2008. SiPS 2008* (pp. 293–298). doi:10.1109/SIPS.2008.4671778.
 23. Roquier, G., Wipliez, M., Raulet, M., Janneck, J. W., Miller, I. D., & Parlour, D. B. (2008). Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study. In *IEEE workshop on signal processing systems, 2008. SiPS 2008* (pp. 281–286). doi:10.1109/SIPS.2008.4671776.
 24. Sriram, S., & Bhattacharyya, S. S. (2000). *Embedded multiprocessors: Scheduling and synchronization*. New York: Marcel Dekker.
 25. Wipliez, M., Roquier, G., & Nezan, J. (2009). Software code generation for the RVC-CAL language. *Springer Journal of Signal Processing Systems* (Special issue on reconfigurable video coding). doi:10.1007/s11265-009-0390-z.
 26. Zima, H., & Chapman, B. (1991). *Supercompilers for parallel and vector computers*. New York: ACM.



Shuvra S. Bhattacharyya is a Professor in the Department of Electrical and Computer Engineering, University of Maryland at College Park. He holds a joint appointment in the University of

Maryland Institute for Advanced Computer Studies (UMIACS), and an affiliate appointment in the Department of Computer Science. Dr. Bhattacharyya is coauthor or coeditor of five books and the author or coauthor of more than 150 refereed technical articles. His research interests include VLSI signal processing; biomedical circuits and systems; embedded software; and hardware/software co-design. He received the B.S. degree from the University of Wisconsin at Madison, and the Ph.D. degree from the University of California at Berkeley. Dr. Bhattacharyya has held industrial positions as a Researcher at the Hitachi America Semiconductor Research Laboratory (San Jose, California), and Compiler Developer at Kuck & Associates (Champaign, Illinois).

Dr. Bhattacharyya is director of the Maryland DSPCAD Research Group. He is chair of the IEEE Signal Processing Society Technical Committee on Design and Implementation of Signal Processing Systems. He serves as associate editor for the *EURASIP Journal on Embedded Systems*, *International Journal of Embedded Systems*, and *Journal of Signal Processing Systems*. He has also served as associate editor for the *IEEE Transactions on Signal Processing Systems*, and guest editor for the *ACM Transactions on Embedded Computer Systems*, *EURASIP Journal on Applied Signal Processing*, *IEEE Computer Magazine*, and *IEEE Signal Processing Magazine*.



Johan Eker is a senior researcher at Ericsson Research working with embedded software and multicore systems. Sweden. He received his Ph.D in automatic control from Lund University in 1999. After a brief stint in industry he joined the Ptolemy group at UC Berkeley in 2001, where he, among other things, co-designed the CAL Actor Language. Since 2003 is member of the mobile platforms research group in Lund, Sweden and is currently coordinator of the EU FP-7 project ACTORS.



Jörn W. Janneck graduated from the University of Bremen in 1995, worked for the Fraunhofer Institute for Material Flow and Logistics in 1996, and then pursued graduate studies at the ETH Zurich, where he received his Dr. sc. techn. in 2000. From 2000 to 2003 he worked as a visiting scholar at the University of California at Berkeley as a member of the Ptolemy group. In 2003 he joined the Xilinx Research Labs, where he focuses on high-level programming methodologies for FPGAs, and in particular on dataflow. His research interests include concurrency, programming languages, compilers, and the engineering of parallel computing systems. He has worked in a variety of application areas, including material flow modeling and simulation, image and video coding and processing, wireless communications, distributed algorithms and simulation, and discrete-event modeling of complex electro-mechanical systems.



Marco Mattavelli started his research activity at the “Philips Research Laboratories” of Eindhoven in 1988 on channel and source coding for optical recording, electronic photography and signal processing of HDTV. In 1991 he joined the “Swiss Federal Institute of Technology” (EPFL) where he got his PhD in 1996. He has been a chairman of a sub group of MPEG ISO/IEC standardization committee. For his work he received the ISO/IEC Award in 1997 and 2003. He is currently leading the “Multimedia Architectures Research Group” at EPFL. His current major research activities include methodologies for specification and modeling of complex systems, architectures for video coding, high speed image acquisition and video processing systems, applications of combinatorial optimization to signal processing. He is the author of more than 100 publications and has served as invited editor for several conferences and scientific journals.



Christophe Lucarz received his M.Sc. degree in Electrical Engineering from the Institut National des Sciences Appliquées (INSA Lyon, France) in 2006. He is currently a researcher at the “Multimedia Architectures Research Group” at the Ecole Polytechnique Fédérale de Lausanne (EPFL - Switzerland) and is working towards his Ph.D. degree. His research topic is about high level design space exploration of complex digital systems. It includes application programming (dataflow models), the scheduling/partitioning problem (combinatorial optimization) and the implementation issue (code generation). He is also taking part in the MPEG ISO/IEC standardization committee in video coding and the ACTORS European Project.



Mickaël Raullet received his postgraduate certificate in signal, telecommunications, images, and radar sciences from Rennes University in 2002, and his Engineering degree in electronic and computer engineering from National Institute of Applied Sciences (INSA), Rennes Scientific and Technical University. Next in 2006, he received a Ph.D. degree from INSA in electronic and signal processing in collaboration with the software radio team of Mitsubishi Electric ITE (Rennes – France). He is currently in the Institute of Electronics and Telecommunications of Rennes (IETR) where he is a research engineer in rapid prototyping of standard video compression on embedded architectures (multi DSP architecture). Since 2007, he is involved in the ISO/IEC JTC1/SC29/WG11 standardization activities (better known as MPEG) such as a Reconfigurable Video Coding Expert.